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Abstract: Wave energy converters (WECs) generally use a mechanical solution such as hydraulics or gearing to optimise the
extraction of energy from the incoming waves prior to converting it into electrical energy via a high-speed rotating generator.
This simplifies the electrical power conversion system (EPCS) design and facilitates the use of mechanical energy storage such
as springs, compressed air, or hydraulic accumulators. The naturally peaky nature of the WEC power can thus be reduced and
there is potential to tune the resonant frequency of the WEC. The potential design of a current source converter (CSC) for an
integrated low-speed direct-drive power take-off (PTO) for a WEC is described here. Silicon carbide (SiC) devices which enable
high switching frequencies with a beneficial reduction in passive component dimensions are considered. Issues such as fault
tolerance, protection, and parasitic inductance are investigated leading to an improved layout proposal.
1 Introduction
Defining the functional requirements for a WEC PTO is not
straightforward. The range of variables includes wave resource,
location, device type, structure, mooring, PTO components, and
control methodology. To overcome this issue, a generic WEC
based on a point absorber WEC and PTO model has been
developed as a 25 kW WEC case study for this project [1].
The WEC has a 10 module linear generator, each module
having an associated EPCS rated to supply the combination of
mechanical reactive power needed to tune the WEC and any
electrical reactive power for the generator while extracting the
maximum available energy from the incoming waves [2]. In this
case, the converter kVA rating is 10× the generator maximum
average power rating of the module. The general arrangement for a
three module PTO is illustrated in Fig. 1. 
In a direct-drive solution, it is recognised that a local energy
storage system (ESS) will be required and supercapacitors are
considered the most likely candidate to achieve this, although the
technology is still evolving [3, 4].
Adopting a CSC topology is one possible approach to reduce
the converter capacitance. In a voltage source converter (VSC),
capacitors are considered to be a significant source of failures [5].
For a traditional low-frequency CSC, the DC link inductor is a
significant cost element which also impacts the efficiency and
dictates the overall dimensions of the converter. As a result, the
CSC is typically restricted to multi-MW drives where it can
advantageously utilise slow switching, high power devices with
low conduction losses [6].
Application of wide band gap devices to enable low-loss, high
switching frequency (fs) in a CSC has been reported [7, 8]. These
improvements offer potential advantages in terms of increased
robustness, reduced inductor size as well as improved operating
efficiency. Assessing the suitability of a CSC with high fs for a
WEC application is the basis of this investigation. By way of an
example, a comparison of size and cost of three commercially
available DC-link inductors quoted for the prototype CSC are
presented in Table 1. 
The higher frequency inductor increases complexity; requiring
the use of low-loss magnetic cores and mitigation of increased
winding losses due to skin effect, such as by the use of foil
windings etc. The rest of this paper is organised as follows: The
operation of a CSC with fs of 10 kHz is presented in Section 2.
Section 3 describes the investigational steps taken towards
achieving fs of 100 kHz followed by a conclusion in Section 4.
2 CSC operation on a WEC
The basic topology of the generator CSC interface with an ESS
current to voltage source DC–DC converter for one module of the
PTO is shown in Fig. 2. 
A voltage source converter (VSC) and separate DC–DC
converter would typically be considered for this application,
however, in addition to the DC-link capacitors for the VSC, the
DC–DC conversion stage would require its own inductor to
facilitate the buck/boost functionality necessary to match the
generator output to the required DC-link voltage and enable the
ESS voltage to vary as energy is stored and retrieved. In a WEC
application, with the continuously pulsating power flow, a CSC is
well suited as the DC-Link inductor is inherently robust and able to
Fig. 1  E-Drive PTO block diagram
 
Table 1 Impact of fs on the DC link inductor parameters
fs, kHz Inductance, mH Cost Volume, m3
5 10 £1375 0.0365
10 5 £985 0.0304
100 0.5 £420 0.0023
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cope with the cyclical power flux. The combination of the CSC and
the DC–DC interface, illustrated in Fig. 2, allows for charging and
discharging the ESS and can boost the ESS voltage as required to
match the generator voltage. Previous investigators have
demonstrated the suitability of this topology for an electric vehicle
inverter application [9].
A three-phase CSC and DC–DC model, developed in PLECS®
incorporating Space-Vector (SV) modulation techniques and an fs
of 10 kHz verified the suitability of the CSC and DC–DC topology
for this application. The SV modulation minimises switching
transitions, and control of the CSC is arranged to ensure the
sinusoidal current in each phase is either in-phase with the back-
emf of the generator for motoring or 180° out-of-phase for
generating. In this way, full four-quadrant control of the Vernier
hybrid linear machine (VHLM) generator for the WEC is achieved.
At its simplest, the magnitude of the three-phase currents can be
controlled by modulating the DC-link current to suit the peak
current demand from the generator with the modulation index held
at 100%. This approach maximises the CSC efficiency. For
improved dynamic response, the modulation index can be adjusted
to suit the phase current demand, but the efficiency of the converter
will suffer in this mode [6]. Fig. 3 shows that the CSC current and
voltage waveforms to the generator with AC output filter
capacitors of 20 µF and a DC-link inductor of 10 mH. 
For the E-drive 25 kW PTO, it is envisaged that the complete
VLHM linear generator would comprise 10 individual 2.5 kW
segments, each with their own CSC. The VHLM in this initial
model has a power factor of 0.2 and efficiency of 0.9 which are
typical [10]. The impact of the generator efficiency and low power
factor on converter kVA rating combined with the mechanical
reactive power needed to tune the WEC when the wave frequency
is not coincident with the WEC natural frequency is demonstrated
in Fig. 4. Here, the module CSC draw is 7 kVA for an average
output power of 2.5 kW at a wave period, T, of 7.25 s increasing to
8 kVA for an average output power of just 1 kW at T = 6.25 s. The
energy storage requirements are predicted by integrating the
difference between generator instantaneous power flow and the
average real power from the CSC that would be passed to the grid.
In this case, the pk–pk storage requirement increases with reactive
power control from 3.22 kJ at T = 7.25 s to 4.15 kJ at T = 6.25 s. 
Improvements to the generator have been made by the machine
design team on this project leading to a higher power factor of the
prototype VHLM machine of 0.5. This has been achieved by
increasing the magnet mass and geometry [11].
3 High-frequency switching
From Table 1, it is evident that increasing fs from 10 to 100 kHz
reduces the energy storage requirement of the DC link inductor and
hence the volume and cost. A reduction in passive component
energy storage requirement applies for both the VSC and the CSC
with increased fs and in both cases, issues such as switching losses,
parasitic inductances, and gate drive requirements become more
challenging at these higher switching frequencies. In the case of the
VSC, there is a wealth of published work, but rather less in the case
of the CSC/CSI [7, 8].
3.1 Device selection
Perhaps, one of the major drawbacks of the CSC or CSI topology is
the requirement for a switching device with reverse blocking
capability. The series combination of a diode and MOSFET or
IGBT is the obvious solution, but always results in increased on-
state losses. Reverse blocking IGBTS (RB-IGBT)s based on
Silicon (Si) technology have been promoted by certain
manufacturers, offering relatively low on-state loss, but typically
the switching losses can be quite high and when combined with
significant diode reverse recovery current, the maximum fs is
limited. Further, there are very few products commercially
available at this time. The combination of a Silicon Carbide (SiC)
MOSFET and SiC Junction Barrier Schottky (JBS) diode, ideally
in a custom module, is reported to provide the best compromise in
hard switching applications [12]. SiC devices, both diodes and
MOSFETS, are relatively recent additions to the gamut of
commercially available power devices and have yet to reach
maturity compared to Si devices. Existing SiC devices can achieve
both low switching loss and low conduction loss for a wide range
of blocking voltages and frequencies, albeit at a higher cost/watt
than an equivalent Si device [13].
3.2 100 kHz switching operation
Fundamentally, there is no impediment to operating the CSC at fs = 
100 kHz. However, the validation simulation assumes that the
commutation capacitors, DC-link inductor, and devices are ideal
and that there are no significant stray inductances or capacitances
within the circuit. Fig. 5a illustrates this ideal converter operating
Fig. 2  Proposed CSC topology with ESS interface
 
Fig. 3  CSC 200% rated load at 10 kHz switching
 
Fig. 4  Predicted waveforms from one CSC module of the 25 kW PTO with
10 kHz switching
(a) Hs = 1.25 m, T = 7.25 s and (b) Hs = 1.25 m, T = 6.25s
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for the laboratory prototype generator, rated for 1.1 kW. Practical
challenges relate to high-frequency current sensing, control,
thermal performance of the switching devices and assessing the
impact of stray inductance or capacitances. Using the
manufacturer's supplied models, the thermal performance at rated
conditions for the selected devices can been modelled to establish a
baseline as illustrated in Fig. 5b. Here, SICD1 is the SiC series
diode and FET1 is the SiC FET within device 1 of the CSC. In this
ideal circuit, the FED antiparallel diode is not required. The CSC
heatsink loss shown is the combined losses from all six devices and
for the chosen heatsink with an ambient temperature of 35°C.
There is a significant safety margin with this particular
combination as the modelling takes no account of secondary effects
and assumes ideal switching. During commissioning, should it
become necessary to slow the devices down to reduce ringing and
overshoots, the switching losses will increase, also an allowance
for operational overload is helpful. 
3.3 Protection
Control or device failures during operation will create dangerously
high voltages in the CSC. For example, should all the devices
inadvertently switch off before the DC-Link is discharged, the
waveforms of Figs. 6a and b apply. Thus, some means of
dissipating the stored energy within both the DC-Link inductor and
the inductance of the VHLM is needed. 
Metal oxide varistors (MOV) are insufficiently rapid to protect
the DC link, but can be used effectively in conjunction with the
commutation capacitors to protect against overvoltage in the
generator windings. A contactor is required to extinguish the
current flow from the generator into the commutating capacitors
thereafter. Other more complex strategies exist for protecting the
DC-link inductor, the problem being the extremely high dv/dt
during faults [14]. One potential advantage of adopting high-
frequency switching is that the stored energy in the inductor is
significantly reduced and transient voltage suppression (TVS)
diodes are capable of limiting the overvoltage and also handle the
expected stored energy as shown in Fig. 7. 
3.4 Assessing parasitic effects
The layout and the impact of parasitic effects, in particular stray
inductance, is an important part of the CSC design process. By way
of example, for the chosen SiC device, a ROHM SCT3030KL. The
predicted switching time is 15–20 ns leading to a di/dt during
switching of 1250 A/µs and a voltage overshoot of 1.25 V/nH from
any associated parasitic inductance in the commutation path. In the
CSC, the primary commutation path between switching devices is
via the AC capacitors. A simplified commutation test circuit is
shown in Fig. 8. The parasitic elements for each converter leg are
lumped as Lpar. This includes the device source-drain inductance,
the diode inductance, and any wiring self-inductance, etc. in the
converter leg. In the commutation capacitor, Lpar will be the
capacitor equivalent series inductance and any wiring self-
inductance in the capacitor interconnections to the relevant
converter legs. For simplicity, each Lpar is assumed equal in this
initial assessment in series with a nominal damping resistance. A
further consideration within the CSC is the peak current flow
during commutation due to charging and discharging junction
capacitances in the switching devices. Ironically, the parasitic
inductance will act to limit the di/dt during commutation and in
doing so limit the peak reverse recovery current. Hence, the peak
current flow as the diode switches off and the peak overvoltage
across devices are the factors of most interest in assessing the
design limits. 
A CSC parasitic evaluation simulation has been set up, Fig. 8.
The DC-link current is controlled by a proportional controller
driving an ideal voltage source connected to the DCV+/−
terminals. To observe the high-frequency commutation effects, the
devices are programmed to switch between two distinct 100 kHz
PWM patterns designed to charge and discharge the commutation
capacitor over 1.4 ms reproducing system peak voltages and
currents in the load resistor. The device models are set up to reflect
limited di/dt, during switching, internal capacitances, and reverse
recovery as provided from the device datasheets.
For a value of Lpar of 50 nH, typical waveforms for one PWM
cycle are shown in Fig. 9. It is interesting to note that the model
now predicts that the FET antiparallel diode conducts current
Fig. 5  CSC operation with 100 kHz switching
(a) System variables, (b) Device 1 thermal predictions
 
Fig. 6  Impact of control failure, no protection in place
(a) Generator interface, (b) DC link
 
Fig. 7  Impact of control failure, with protection in place
(a) Generator interface, (b) DC link
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during the switching transitions due to reverse recovery current
flow from the series diode. Fig. 10 demonstrates the sensitivity of
the converter to a range of values of Lpar with SiC series diodes.
The model predicts that a value of Lpar <50 nH will result in
excessive current spikes during commutation and for Lpar >200 nH
will result in device overvoltage. This suggests total self-
inductance in any leg must lie between 150 and 600 nH. 
3.5 Layout consideration
Laminar busbars are a well-known approach for minimising self-
inductance in power electronics. They rely on thin, wide flat
conductors to minimise self-inductance and skin effect. When two
such conductors are mutually coupled with a minimal air gap and
balanced, opposing current flow the effective self-inductance is
further reduced [15]. In the CSC, with delta connected
commutation capacitors, it is conceptually difficult to quantify with
any confidence the self-inductance due to mutual coupling that will
be seen during each transition in the commutation sequence. One
option is to select a specific layout and apply finite element
analysis (FEA) modelling to predict the partial inductances for
each switching state and change in physical variables such a layer
number or device position [16]. More usually, rules of thumb are
applied, such as reducing loop lengths and building a prototype.
Parasitic parameters can then be estimated by monitoring the
overvoltage during switching transients.
The FEA approach is well suited to making incremental
improvements or validating an existing design, but the shear range
of variables involved in the prototype stage, such as optimal choice
of capacitors, heat sinks, power devices, makes it very difficult to
apply in any general way. Results are potentially error-prone due to
incorrect assumptions with effects such as proximity, skin effect,
and mounted components.
With SV control, an example of the device switching is shown
in Fig. 11 for a typical PWM cycle. One device will be energised
for the full PWM period, either top or bottom leg, and the desired
magnitude of the current vector will be defined by the duration of
the I2, I0 and I1 switching patterns for the three devices in the
opposing legs. In the CSC, there must always be a viable current
path, which requires an overlap between switching states to be
applied, similar to the dead-time required in a VSC. Based on the
guidelines presented in [15], the following layout has been
identified as a preliminary candidate for the prototype CSC. The
layout is based on maximising the use of balanced currents where
possible within laminar busbar structures as illustrated in Figs. 12–
14. 
A five-layer laminar structure is proposed for backbone of the
converter with two-layer laminar structures for the CSC legs and
capacitor terminals. In Fig. 12, the I0 vector, current flows through
switches S1 and S4 and the areas with beneficial mutual coupling
are highlighted. The expected current paths and mutual linkages for
the I1 & I2 vectors are shown subsequently along with current flow
in the capacitors.
4 Discussion and conclusion
The work concludes that a CSC and DC–DC converter can be
applied to provide a four-quadrant generator interface for a WEC.
Fig. 8  CSC Commutation test circuit
 
Fig. 9  Example with Lpar = 50 nH
(a) System variables, (b) Device variables
 
Fig. 10  Commutation SOA
 
Fig. 11  Example SV switching states: 0, 1 & 2
 
Fig. 12  Improved layout SV state 2, vector I0
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In an effort to reduce the volume of the interface, SiC devices and
high fs is proposed. Challenges include accurately monitoring high
bandwidth voltage and current waveforms during testing and for
control.
This paper has highlighted steps taken to foresee, quantify and,
where possible, overcome challenges to developing a CSC with
high fs for this project. Recent effort has focused on minimising the
self-inductance of the CSC layout and interfacing key components
such as the commutation capacitors. As yet, no simple method for
reasonably quantifying and comparing the loop-inductance in
significantly different layouts and components has been identified.
This is partially due to the low levels of self-inductance being
sought where even adding quite small features, such as a
connection tab, via or mismatch between coupled layers can add
several nH to the loop self-inductance. Working formulae
presented in [15] and elsewhere are insufficiently accurate or make
simplifying assumptions such as balanced current flow.
Conversely, FEA is rather time-consuming for quick evaluations.
Achieving self-inductance equality between each to the three
phases for each switching event is desirable, but also likely to be
difficult due to the structural variation between the phases.
By observation of the switching states, one possible layout has
been identified. The dimensions of this will be governed by the
physical connections to the switching devices and passive
components. It has been concluded that adopting best practice rules
of thumb and ‘just trying it’ is going to be the next step and work is
ongoing.
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